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Abstract
In preparation for the high-luminosity phase of the Large Hadron Collider, ATLAS is planning a trigger upgrade
that will enable the experiment to use tracking information already at the ﬁrst trigger level. This will provide enhanced
background rejection power at trigger level while preserving much needed ﬂexibility for the trigger system. The status
and current plans for the new ATLAS Level-1 tracking trigger are presented.
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1. Introduction
The ﬁrst, very successful period of proton-proton op-
erations at the Large Hadron Collider (LHC) [1], also
known as Run-1, concluded in 2012, at a maximum
centre-of-mass energy of
√
s = 8 TeV and having
reached peak luminosities of about 7 × 1033 cm−2s−1.
It culminated with the seminal discovery of the Higgs
boson [2, 3] by the ATLAS [4] and CMS [5] exper-
iments in 2012. With the LHC on the verge of re-
suming operations for the beginning of Run-2 in 2015,
plans are already underway for a staged programme
of machine and detector upgrades to be undertaken
over the course of the next decade. During Run-2,
which follows the so-called Phase-0 upgrade, instan-
taneous luminosities of up to 1.6 × 1034 cm−2s−1 are
expected, already higher than the original design value
of 1 × 1034 cm−2s−1. The centre-of-mass energy will
reach values of
√
s = 13 TeV, close to the design value
of 14 TeV. The plan is to collect order of 100 fb−1, be-
tween early 2015 and 2018. This will be followed by
a second long shutdown, to give way to the Phase-1
luminosity upgrade, aiming at instantaneous luminosi-
ties of 2-3 × 1034 cm−2s−1 and with a target to deliver
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an integrated luminosity of 300 fb−1 between 2020 and
2023, at design centre-of-mass energy. The Phase-2
upgrade, often dubbed the High-Luminosity LHC (HL-
LHC) phase, will commence around 2025 after a third
long shutdown, seeing instantaneous luminosities up to
5-7 × 1034 cm−2s−1 and with the aim of collecting a
phenomenal 3000 fb−1 worth of data by approximately
2035.
The HL-LHC presents unprecedented physics op-
portunities, both to extend the reach of beyond-the-
Standard-Model searches and also to enable precision
measurements of rare Standard Model processes cur-
rently beyond experimental reach. For example, di-
rectly produced charginos and neutralinos with masses
as high as 1 TeV and decaying via intermediate elec-
troweak gauge bosons may be discovered in multilepton
ﬁnal states at the HL-LHC [6], while rare Higgs boson
decays to muon pairs could become measurable with
a 7-sigma signiﬁcance and a signal-to-background ra-
tio of approximately 10−3 [7]. All of this assumes that
the machine luminosity upgrades will be matched by the
necessary detector and trigger upgrades, capable of de-
livering optimal performance in the new and more chal-
lenging experimental conditions.
The current ATLAS trigger [8] is a three-tier system
implementing a hardware based Level-1 (L1) with a de-
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cision latency of 2.5 μs and an L1-accept (L1A) rate of
75-100 kHz. The following two trigger levels, Level-2
(L2) and Event Filter (EF), collectively known as High-
Level Trigger (HLT), are implemented in software on a
cluster of commercial CPUs. Individual L2 processors
request subsets of data (Regions of Interest, or ROIs)
around physics objects (electrons, muons, etc) deﬁned
by the L1. Events accepted by L2 at rates up to 5 kHz
are fully built and propagated to the EF, with an output
rate to permanent storage of 200-400 Hz.
At the HL-LHC, the average number of interactions
per bunch crossing will increase dramatically, from ap-
proximately 20 in Run-1 to up to approximately 140
at the HL-LHC (with luminosity levelling), leading to
much higher detector occupancy and trigger rates than
seen currently. For the Phase-2 upgrade, the ATLAS
tracking system will be replaced with an all-silicon in-
ner tracker detector, counting hundreds of millions of
channels. Therefore, even assuming an L1A rate of
100 kHz, the volume of data to be read out from the
detector will become much larger, and so will the re-
quired readout bandwidth. Trigger rates for single iso-
lated objects, such as electrons and muons, will increase
by about one order of magnitude at the HL-LHC. Con-
trolling rates by simply raising the pT threshold on the
relevant trigger objects is not a viable solution, as that
would compromise the planned physics programme at
the electroweak scale. Moreover, due to the increased
pile-up levels, distinguishing interesting events from
background events will become more diﬃcult. Trigger
algorithms not only need to become faster, but they will
also need to make a more sophisticated use of all the
available information, including tracking, to retain ﬂex-
ibilty and ensure robust performance.
The use of tracking information, not available at L1
in the existing ATLAS trigger, is an essential element
of the HLT system. Matching inner detector tracks to
calorimeter and muon detector objects provides much
needed background suppression, while track informa-
tion can also be used to apply track-based isolation cri-
teria to trigger objects. Therefore, it is natural to con-
ceive the early use of tracking information in the L1
trigger as the natural evolution of the current ATLAS
trigger architecture, in view of future upgrades. These
proceedings discuss the proposed L1Track system, de-
signed to provide ATLAS with L1 trigger tracking ca-
pabilities at the HL-LHC.
After a brief overview of relevant ATLAS upgrade
plans over the next decade, the baseline L1Track design,
which adopts a regional readout approach, is presented.
Results from L1Track simulations are used to evaluate
the performance of diﬀerent architectural choices and
to make recommendations for the baseline design. An
alternative approach to the L1Track design is also dis-
cussed brieﬂy, before drawing conclusions at the end.
2. Evolution of the ATLAS Detector
A detailed discussion of the trigger upgrade plans
for Run-2/Phase-0 and for the Phase-I upgrade are pre-
sented elsewhere in these proceedings [9, 10, 11] – only
a few relevant points are recalled here. For Run-2, im-
provements to the current ATLAS trigger include the
introduction of topological capabilities at L1, and im-
proved pile-up suppression capabilities in the calorime-
ter trigger. The L2 and EF trigger stages, distinct in
Run-1, will be merged into one single step, and algo-
rithms will be modiﬁed accordingly. A fast track-trigger
using custom designed hardware, known as FTK [12],
will provide tracks at the L1 output rate, for use by the
HLT for further data reduction. The FTK system will be
deployed in steps, until the entire system is completed
for the Phase-I upgrade. Other changes relevant to the
trigger system in Phase-I are the introduction of the New
Small Wheel in the forward region (1.3 < |η| < 2.4) of
the muon detector [13], to help control the rates from
the expected large cavern backgrounds, and the partial
replacement of the liquid-argon on-detector electronics,
to give access to higher-granularity calorimeter data and
hence improve detector resolution.
A number of changes to the ATLAS detector are in
order for the HL-LHC phase, including an upgrade of
the liquid-argon calorimeter electronics as well as up-
grades of the muon drift chambers, of the forward de-
tector, and of the experiment’s shielding from machine
radiation. A re-design of the computing and software in-
frastructure will also be necessary. The L1Track design
is tightly bound to that of the inner detector tracking
system. The latter will be facing a particle ﬂuence of ap-
proximately 1.4 × 106 equivalent 1-MeV neutrons/cm2,
ﬁve times larger than in Run-1, and must therefore be
replaced completely. In its place there will be an all-
silicon detector, known as ITK, able to withstand the
much harsher radiation and occupancy conditions ex-
pected at the HL-LHC. The new ITK accommodates
layers of pixel sensors, arranged in “staves”, at the inner
radii surrounded by layers of double-sided microstrip
sensors of varying length at larger radii. Pixel and mi-
crostrip sensors are arranged in “petals” to form disks
placed at diﬀerent η values in the forward region.
With about 7 × 108 channels in total, a full read-
out of the entire ITK detector at 40 MHz is extremely
challenging and impractical, although a full readout of
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the pixel detector will be possible at 1 MHz. To re-
duce the volume of ITK data to be read out by L1Track,
two approaches can be considered. The ﬁrst one, which
is the current baseline for L1Track, adopts a regional
readout of the ITK, based on ROI information from the
calorimeters and the muon system, as in the current HLT
trigger. The second approach, known as the seedless
L1Track design, uses dedicated tracker layers to iden-
tify hits from high-momentum tracks, which are then
selected for further processing. In the following, more
emphasis will be given to the ROI design, while the
seedless design will be discussed brieﬂy at the end.
3. The Regional Readout L1Track Design
The regional readout approach for L1Track is partic-
ularly appealing as it has minimal impact on the opti-
mization of the ITK design and its overall material bud-
get. The design implements a split-level architecture,
where a new Level-0 (L0) trigger plays a similar role to
that of the existing L1 in constructing ROIs and passing
them to the next trigger level for further processing. The
new L0 trigger has a nominal accept-rate of 500 kHz,
with a 6 μs latency. It uses information from the barrel
and end-cap muon trigger detectors as well as early in-
formation from the calorimeters to construct the ROIs.
On a L0-Accept (L0A) signal, the calorimeter and muon
systems, as well as the ITK, are fully read out in the
ROIs. An L1 decision is ultimately taken using all the
usual L1 primitives from the calorimeter trigger and the
muon trigger, as well as using tracks from L1Track. The
new L1 trigger will operate at a rate of at least 200 kHz
for a combined L0+L1 latency of 30 μs. Ongoing stud-
ies show that it should be possible, with the foreseen
changes to the hardware, to achieve L0 (L1) accept rates
of 1 MHz (400 kHz).
To mirror the new trigger level, the tracker front-
end readout also needs an additional buﬀer layer. This
has been implemented in the ABC130 front-end ASIC
chip [14], already at hand and being tested for use in
the strip part of the ITK. In the ABC130 chip, the ﬁrst
buﬀer is synchronous with the 40 MHz bunch cross-
ing. After the L0A signal is issued at 500 kHz, data
is copied to the second buﬀer and labelled with an L0
identiﬁer. On each L0A signal, a regional readout re-
quest (R3 signal) is generated and sent only to the ITK
modules inside ROIs identiﬁed by the L0 trigger. Typ-
ically, for every L0A event, a maximum of 10% of the
ITK modules receives an R3 signal. For an L0A rate of
500 kHz, this corresponds to a maximum rate of 50 kHz
for data sent to L1Track by ITK. Ultimately a tracking
algorithm is run at L1Track, and tracking information
is subsequently combined with other detector informa-
tion for a ﬁnal L1 decision. On the L1A signal, a full
ITK readout is performed from the secondary buﬀer at
200 kHz.
The on-detector electronics for each silicon wafer are
housed on a hybrid where between between 10 and 12
ABC130 chips are daisy-chained to a Hybrid Chip Con-
troller (HCC). The HCC collects data from the chips and
transmits it oﬀ-hybrid through a second serial stave link
line. Packets are passed based on chip location and pri-
ority level. For redundancy reasons, the ABC130 daisy-
chain link is implemented as a closed ring through the
HCC chip, which can be addressed in either direction
and can in principle enable the doubling of the band-
width.
The target latency for data readout following an R3 is
6 μs. In order to meet this constraint, various solutions
can be considered, namely: the prioritization of R3 data
over L1 data in the oﬀ-detector transmission; the pos-
sible doubling of the HCC stave-link bandwidth, from
160 to 320 Mbps; the use of the redundant daisy-chain
links to double the daisy-chain bandwidth to the HCC.
Using a purpose-built discrete-event simulation, the
eﬀect on latency of diﬀerent readout scheme are inves-
tigated. In Figure 1 [15], the simulated latency for read-
ing out all the data for 95% of all R3 signals is shown for
each of the ITK hybrids as a function of the L1A rate.
Results are shown for the innermost barrel modules,
where detector occupancy is expected to be highest. All
data are simulated assuming a 500 kHz L0A rate, 10%
R3 occupancy, 160 Mbps stave link bandwidth, and the
use of both daisy-chain links to the HCC. One can see
that, without applying R3 prioritization (dashed lines),
the 6 μs R3 latency limit is exceeded already for L1 rates
close to 100 kHz. However, as soon as R3 prioritization
is implemented (solid lines), the latency is well within
the required limit for all hybrids in the barrel also for an
L1 rate of 200kHz.
In the ITK end-cap, where the occupancy is higher
than in the barrel, there are up to 12 chips per hybrid,
meaning long ABC130 daisy chains, which may result
in higher latencies. Indeed, as shown in Figure 2 [15],
latencies are much too high already at 100kHz, also with
HCC prioritization, and regardless as to whether realis-
tic 32-deep FIFO pilelines are used or not. It is found
that this issue can be resolved by doubling the stave-link
bandwidth from 160 Mbps to 320 Mbps, and by using
the redundant daisy-chain links to the HCC. These two
changes lead to the improvements seen in Figure 3 [15],
where the R3 latency is shown as a function of the L1
and R3 rates for the “slowest” hybrid of those displayed
in Figure 2, (a) before and (b) after the two changes just
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Figure 1: The time required, from the LHC collision, to read out all the R3 data packets for 95% of all R3 requests as a function of the L1 accept
rate for all the hybrids in the highest occupancy layer of the strip tracker barrel, nearest the beam line. The L0A rate is 500 kHz and the regional
occupancy is 10%. The bandwidth from the HCC is 160 Mbps. The two groups of curves correspond to the latencies with (solid lines) and without
(dashed lines) prioritization of the R3 data on the HCC. From [15].
mentioned have been implemented.
4. Track Finding and Reconstruction in L1Track
Assuming that oﬀ-detector data transfer is under con-
trol, it is then important to focus also on pattern recogni-
tion as well as track reconstruction for the system. Two
approaches are being considered for this purpose.
The ﬁrst approach is based on Associative Mem-
ory (AM) technology [16] as used in FTK. This is a
prime candidate for pattern recognition in L1Track. The
current FTK design is based on roughly 109 AM pat-
terns. However, this number may need to be larger for
L1Track, in part due to the larger number of channels
in the ITK compared to the current ATLAS tracker, and
also because of the higher level of pile-up expected at
the HL-LHC. On the other hand, mitigating factors are
also expected to be achieved to keep the number of pat-
terns within a reasonable range: for example, by ap-
plying higher pT thresholds (e.g., > 4 GeV) to L1Track
tracks, it may be possible to limit the number of patterns
that are necessary overall. These factors together, cou-
pled with further developments of the AM technology
envisaged on the timescale of the Phase-2 upgrade, are
expected to deliver technological capabilities that meet
the L1Track design requirements. Detailed studies are
currently ongoing.
A second option is to consider an alternative self-
seeded L1Track design that completely abandons the
ROI concept. In this case, data reduction is not achieved
by reading out only sub-sections of the detector, but by
performing fast track reconstruction of tracks above a
certain pT threshold (e.g., > 10 GeV) in the full ITK
coverage. This would imply the ability to remove all
hits from low-pT tracks as early as possible in the trigger
decision chain, for example by using hits with a small
cluster size in the pixel detector, or through the iden-
tiﬁcation of “tracklets” constructed using back-to-back
stereo layers on ITK. Preliminary studies show that such
a strategy would achieve the required bandwidth reduc-
tion, to 4 Gbps per detector stave. However, it must be
stressed that, in the self-seeded scheme, there is a strong
interdependency between the L1Track and the ITK de-
sign. This is not particularly desirable, and at the mo-
ment requirements for a self-seeded architecture are not
being considered in the baseline ITK design.
5. Conclusions and Outlook
In view of the HL-LHC upgrade, ATLAS is planning
an upgrade to provide tracking capabilities in the trigger
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Figure 2: The time required, from the LHC collision, to read out all the R3 data packets for 95% of all R3 requests as a function of the Level-1 accept
rate for each hybrid ring in the endcap ring furthest from the interaction region. The level-0 accept rate is 500 kHz and the regional occupancy is
10%. The bandwidth from the HCC is 160 Mbps. Shown are the latencies including prioritisation of the R3 data on the HCC for the cases where
the FIFO on the HCC daisy chain inputs are 32 packets deep, or unlimited depth. From [15].
already within the current L1 latency. With an L1Track
trigger, the necessary background rejection power can
be achieved in the early trigger stages, while preserv-
ing ﬂexibility and robustness of the system. The base-
line L1Track architecture implements a double-buﬀered
readout strategy with an ROI concept. Simulations
show that the proposed design can meet all the rate
and latency requirements, without interfering with the
design of the new ATLAS ITK. Full speciﬁcations of
the L1Track system are currently under development, in
view of the full ITK Technical Design Report expected
in 2016.
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(a) 160 Mbps, 2 daisy-chains
(b) 320 Mbps, 4 daisy-chains
Figure 3: Simulated latency of R3 data arrival in ITK’s endcap hybrids as a function of the L1A rate and the R3 rate, (a) assuming the standard
160 Mpbps stave link bandwidth, and (b) when doubling the stave link bandwidth and doubling the number of daisy-chain links. Both simulations
assume HCC prioritization, and refer to the ‘slowest hybrid’ among those reported in Fig. 2. From [15].
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